This paper concentrates on enhancing the productivity of the multilevel inverter and nature of yield voltage waveform. Seven level lessened switches topology has been actualized with just seven switches. Essential Switching plan and Selective Harmonics Elimination were executed to diminish the Total Harmonics Distortion (THD) esteem. Selective Harmonics Elimination Stepped Waveform (SHESW) strategy is executed to dispense with the lower order harmonics. Fundamental switching plan is utilized to control the switches in the inverter. The proposed topology is reasonable for any number of levels. The harmonic lessening is accomplished by selecting fitting switching angles. It indicates would like to decrease starting expense and unpredictability consequently it is able for modern applications. In this paper, third and fifth level harmonics have been disposed of. Simulation work is done utilizing the MATLAB/Simulink programming results have been displayed to accept the hypothesis.
Introduction
These days, multilevel inverters have turned out to be more alluring for their utilization in high-voltage and high-control applications. In multilevel inverters, the fancied yield voltage is accomplished by appropriate blend of numerous low dc voltage sources utilized at the input side. As the quantity of dc sources is expanded, the yield voltage turns out to be more like an immaculate sinusoidal waveform. The required dc sources can be browsed diversity of sources, for example, batteries, photovoltaic, fuel cells, capacitors, the rectified yield voltage of wind turbines, and other comparable dc sources [1] [2] .
Diode-clamped multilevel converters are utilized as a part of customary highcontrol air conditioning motor drive applications like transports, pumps, fans, and plants. They have additionally been accounted for to be utilized as a part of a consecutive setup for regenerative applications [3] . Flying capacitor multilevel converters have been utilized as a part of high-transfer speed high-switching frequency applications. At long last, cascaded H-bridge multilevel converters have been connected where high power and power quality are fundamental.
Moreover, one of the developing applications for multilevel motor drives is electric and half breed power trains.
For expanding voltage levels, the quantity of switches additionally will increment in number. Henceforth the voltage stresses and switching losses will increment and the circuit will get to be perplexing [4] .
By utilizing the proposed topology number of switches will decrease altogether and thus the proficiency will improve [5] . In high power applications, the harmonic substance of the yield waveforms must be lessened however much as could be expected keeping in mind the end goal to maintain a strategic distance from bending in the matrix and to achieve the most extreme vitality efficiency [6] . The test connected with procedures is to acquire the systematic arrangements of the non-direct supernatural mathematical statements that contain trigonometric terms which actually show numerous arrangements of solutions [7] .
For the most part, the lower order harmonics are bringing on more impacts when contrasted with the higher order harmonics. It is enormous test for any specialist to dispose of the third order harmonics utilizing straightforward methods, for a motor load its belongings are high. This paper proposes technique to dispense with lower order harmonics [8] .
In this paper, Selective Harmonics Elimination procedure is utilized. In the 
Cascaded Multilevel Inverter
A cascaded multilevel inverter has of number of H-Bridge inverter units associated in series and they are sustained from discrete DC sources. As the yield is 
where, m-is the No. of level of inverter, n-is the No. of full bridge connected in series.
Here number of levels (m) is seven thus number of full bridge inverter circuits associated in series is three which is known from the Equation (1). The single phase seven-level topology of cascaded H-bridge multilevel inverter is as appeared in Figure 1 .
As each H-bridge is nourished with the same estimation of DC voltage it is called as symmetrical cascaded multilevel inverter. The DC voltages can be acquired from batteries; capacitors or power supplies. The phase yield voltage is the whole of three inverter yields. The seven-level yield waveform is acquired by various switching combinations. The switching design for single phase seven-level topology of cascaded H-bridge multilevel inverter is appeared in Table   1 .
To get the said seven-level yield, the above switching pattern is utilized. The yield voltage waveform of seven-level inverter is as appeared in Figure 2 with α 1 , α 2 and α 3 speaking to the switching angles which are utilized for harmonic reduction. By phase shifting the switching time of the positive and negative phase legs of the inverter, a quasi square waveform is generated by each full bridge as shown in Figure 2 .
Selective Harmonic Elimination PWM
The selective harmonic elimination PWM technique is based on the fundamen- 
On solving Equation (5) where n = 1, 5, 7 and s = 3 which speaks to number of DC sources. The goal of SHEPWM is to wipe out low order harmonics. In this number of harmonics that can be wiped out is equivalent to s − 1 i.e., 2 so fifth and seventh harmonics are taken. Along these lines, to fulfill the fundamental harmonic component and to dispense with the fifth and seventh harmonics, Equation (7) is extended as three nonlinear mathematical statements with three angles as gave in Equations ( (8)-(10)).
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In the mathematical statement (8)- (10), to dispense with fifth and seventh harmonic V 5 and V 7 are set to zero so that comparisons (11)-(13) are acquired.
To decide the switching angles the accompanying mathematical statements must be illuminated, 
Here M speaks to modulation index changes from 0 to 1.The switching angles α 1 , α 2 and α 3 must be not exactly π/2. The comparisons are fathomed by Newton Raphson strategy and resultant hypothesis in the writing. In any case, it is tedious and needs starting supposition for unraveling the mathematical statements. Consequently evolutionary algorithms are utilized for explaining this kind of non linear mathematical statements.
Simulation Results
The Figure 5 , it is observed that the peak output current of the MLI is about 6.96
A and its RMS value is 4.92 A. Figure 6 shows the harmonic spectrum of the output current waveform. It can be noted that the total harmonic distortion on the output current is about 0.33%. Harmonic spectrum for seven level yield voltages is examined to demonstrate its Figure 4 . From this it can be induced that the fifth and seventh harmonic is lessened and the THD acquired is 16.31%.
